annotate runtime/syntax/vhdl.vim @ 2931:f2c108f44f41 v7.3.238

updated for version 7.3.238 Problem: Compiler warning for conversion. Solution: Add type cast. (Mike Williams)
author Bram Moolenaar <bram@vim.org>
date Thu, 07 Jul 2011 15:04:52 +0200
parents 7bc41231fbc7
children b7811ab264bf
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
7
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
1 " Vim syntax file
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
2 " Language: VHDL
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
3 " Maintainer: Czo <Olivier.Sirol@lip6.fr>
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
4 " Credits: Stephan Hegel <stephan.hegel@snc.siemens.com.cn>
2034
7bc41231fbc7 Update runtime files.
Bram Moolenaar <bram@zimbu.org>
parents: 7
diff changeset
5 " $Id: vhdl.vim,v 1.1 2004/06/13 15:34:56 vimboss Exp $
7
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
6
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
7 " VHSIC Hardware Description Language
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
8 " Very High Scale Integrated Circuit
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
9
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
10 " For version 5.x: Clear all syntax items
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
11 " For version 6.x: Quit when a syntax file was already loaded
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
12 if version < 600
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
13 syntax clear
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
14 elseif exists("b:current_syntax")
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
15 finish
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
16 endif
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
17
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
18 " This is not VHDL. I use the C-Preprocessor cpp to generate different binaries
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
19 " from one VHDL source file. Unfortunately there is no preprocessor for VHDL
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
20 " available. If you don't like this, please remove the following lines.
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
21 syn match cDefine "^#ifdef[ ]\+[A-Za-z_]\+"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
22 syn match cDefine "^#endif"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
23
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
24 " case is not significant
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
25 syn case ignore
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
26
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
27 " VHDL keywords
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
28 syn keyword vhdlStatement access after alias all assert
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
29 syn keyword vhdlStatement architecture array attribute
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
30 syn keyword vhdlStatement begin block body buffer bus
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
31 syn keyword vhdlStatement case component configuration constant
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
32 syn keyword vhdlStatement disconnect downto
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
33 syn keyword vhdlStatement elsif end entity exit
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
34 syn keyword vhdlStatement file for function
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
35 syn keyword vhdlStatement generate generic group guarded
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
36 syn keyword vhdlStatement impure in inertial inout is
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
37 syn keyword vhdlStatement label library linkage literal loop
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
38 syn keyword vhdlStatement map
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
39 syn keyword vhdlStatement new next null
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
40 syn keyword vhdlStatement of on open others out
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
41 syn keyword vhdlStatement package port postponed procedure process pure
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
42 syn keyword vhdlStatement range record register reject report return
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
43 syn keyword vhdlStatement select severity signal shared
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
44 syn keyword vhdlStatement subtype
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
45 syn keyword vhdlStatement then to transport type
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
46 syn keyword vhdlStatement unaffected units until use
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
47 syn keyword vhdlStatement variable wait when while with
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
48 syn keyword vhdlStatement note warning error failure
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
49
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
50 " Special match for "if" and "else" since "else if" shouldn't be highlighted.
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
51 " The right keyword is "elsif"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
52 syn match vhdlStatement "\<\(if\|else\)\>"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
53 syn match vhdlNone "\<else\s\+if\>$"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
54 syn match vhdlNone "\<else\s\+if\>\s"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
55
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
56 " Predifined VHDL types
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
57 syn keyword vhdlType bit bit_vector
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
58 syn keyword vhdlType character boolean integer real time
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
59 syn keyword vhdlType string severity_level
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
60 " Predifined standard ieee VHDL types
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
61 syn keyword vhdlType positive natural signed unsigned
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
62 syn keyword vhdlType line text
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
63 syn keyword vhdlType std_logic std_logic_vector
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
64 syn keyword vhdlType std_ulogic std_ulogic_vector
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
65 " Predefined non standard VHDL types for Mentor Graphics Sys1076/QuickHDL
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
66 syn keyword vhdlType qsim_state qsim_state_vector
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
67 syn keyword vhdlType qsim_12state qsim_12state_vector
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
68 syn keyword vhdlType qsim_strength
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
69 " Predefined non standard VHDL types for Alliance VLSI CAD
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
70 syn keyword vhdlType mux_bit mux_vector reg_bit reg_vector wor_bit wor_vector
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
71
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
72 " array attributes
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
73 syn match vhdlAttribute "\'high"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
74 syn match vhdlAttribute "\'left"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
75 syn match vhdlAttribute "\'length"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
76 syn match vhdlAttribute "\'low"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
77 syn match vhdlAttribute "\'range"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
78 syn match vhdlAttribute "\'reverse_range"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
79 syn match vhdlAttribute "\'right"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
80 syn match vhdlAttribute "\'ascending"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
81 " block attributes
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
82 syn match vhdlAttribute "\'behaviour"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
83 syn match vhdlAttribute "\'structure"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
84 syn match vhdlAttribute "\'simple_name"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
85 syn match vhdlAttribute "\'instance_name"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
86 syn match vhdlAttribute "\'path_name"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
87 syn match vhdlAttribute "\'foreign"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
88 " signal attribute
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
89 syn match vhdlAttribute "\'active"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
90 syn match vhdlAttribute "\'delayed"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
91 syn match vhdlAttribute "\'event"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
92 syn match vhdlAttribute "\'last_active"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
93 syn match vhdlAttribute "\'last_event"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
94 syn match vhdlAttribute "\'last_value"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
95 syn match vhdlAttribute "\'quiet"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
96 syn match vhdlAttribute "\'stable"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
97 syn match vhdlAttribute "\'transaction"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
98 syn match vhdlAttribute "\'driving"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
99 syn match vhdlAttribute "\'driving_value"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
100 " type attributes
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
101 syn match vhdlAttribute "\'base"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
102 syn match vhdlAttribute "\'high"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
103 syn match vhdlAttribute "\'left"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
104 syn match vhdlAttribute "\'leftof"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
105 syn match vhdlAttribute "\'low"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
106 syn match vhdlAttribute "\'pos"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
107 syn match vhdlAttribute "\'pred"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
108 syn match vhdlAttribute "\'rightof"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
109 syn match vhdlAttribute "\'succ"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
110 syn match vhdlAttribute "\'val"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
111 syn match vhdlAttribute "\'image"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
112 syn match vhdlAttribute "\'value"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
113
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
114 syn keyword vhdlBoolean true false
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
115
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
116 " for this vector values case is significant
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
117 syn case match
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
118 " Values for standard VHDL types
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
119 syn match vhdlVector "\'[0L1HXWZU\-\?]\'"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
120 " Values for non standard VHDL types qsim_12state for Mentor Graphics Sys1076/QuickHDL
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
121 syn keyword vhdlVector S0S S1S SXS S0R S1R SXR S0Z S1Z SXZ S0I S1I SXI
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
122 syn case ignore
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
123
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
124 syn match vhdlVector "B\"[01_]\+\""
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
125 syn match vhdlVector "O\"[0-7_]\+\""
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
126 syn match vhdlVector "X\"[0-9a-f_]\+\""
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
127 syn match vhdlCharacter "'.'"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
128 syn region vhdlString start=+"+ end=+"+
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
129
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
130 " floating numbers
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
131 syn match vhdlNumber "-\=\<\d\+\.\d\+\(E[+\-]\=\d\+\)\>"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
132 syn match vhdlNumber "-\=\<\d\+\.\d\+\>"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
133 syn match vhdlNumber "0*2#[01_]\+\.[01_]\+#\(E[+\-]\=\d\+\)\="
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
134 syn match vhdlNumber "0*16#[0-9a-f_]\+\.[0-9a-f_]\+#\(E[+\-]\=\d\+\)\="
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
135 " integer numbers
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
136 syn match vhdlNumber "-\=\<\d\+\(E[+\-]\=\d\+\)\>"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
137 syn match vhdlNumber "-\=\<\d\+\>"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
138 syn match vhdlNumber "0*2#[01_]\+#\(E[+\-]\=\d\+\)\="
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
139 syn match vhdlNumber "0*16#[0-9a-f_]\+#\(E[+\-]\=\d\+\)\="
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
140 " operators
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
141 syn keyword vhdlOperator and nand or nor xor xnor
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
142 syn keyword vhdlOperator rol ror sla sll sra srl
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
143 syn keyword vhdlOperator mod rem abs not
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
144 syn match vhdlOperator "[&><=:+\-*\/|]"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
145 syn match vhdlSpecial "[().,;]"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
146 " time
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
147 syn match vhdlTime "\<\d\+\s\+\(\([fpnum]s\)\|\(sec\)\|\(min\)\|\(hr\)\)\>"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
148 syn match vhdlTime "\<\d\+\.\d\+\s\+\(\([fpnum]s\)\|\(sec\)\|\(min\)\|\(hr\)\)\>"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
149
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
150 syn match vhdlComment "--.*$"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
151 " syn match vhdlGlobal "[\'$#~!%@?\^\[\]{}\\]"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
152
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
153 " Define the default highlighting.
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
154 " For version 5.7 and earlier: only when not done already
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
155 " For version 5.8 and later: only when an item doesn't have highlighting yet
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
156 if version >= 508 || !exists("did_vhdl_syntax_inits")
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
157 if version < 508
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
158 let did_vhdl_syntax_inits = 1
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
159 command -nargs=+ HiLink hi link <args>
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
160 else
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
161 command -nargs=+ HiLink hi def link <args>
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
162 endif
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
163
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
164 HiLink cDefine PreProc
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
165 HiLink vhdlSpecial Special
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
166 HiLink vhdlStatement Statement
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
167 HiLink vhdlCharacter String
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
168 HiLink vhdlString String
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
169 HiLink vhdlVector String
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
170 HiLink vhdlBoolean String
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
171 HiLink vhdlComment Comment
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
172 HiLink vhdlNumber String
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
173 HiLink vhdlTime String
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
174 HiLink vhdlType Type
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
175 HiLink vhdlOperator Type
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
176 HiLink vhdlGlobal Error
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
177 HiLink vhdlAttribute Type
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
178
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
179 delcommand HiLink
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
180 endif
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
181
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
182 let b:current_syntax = "vhdl"
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
183
3fc0f57ecb91 updated for version 7.0001
vimboss
parents:
diff changeset
184 " vim: ts=8